






Features

- Low RDS(ON)
- Low Dense Cell Design
- Reliable and Rugged
- Advanced trench process technology

Application

- Power Management in Inverter System
- Synchronous Rectification



Product Summary



V_{DS}	30	V
$R_{DS(on),TYP} @ V_{GS}=10\text{ V}$	7.2	m Ω
I_D	40	A

Absolute Maximum Ratings@ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	30	V
V_{GS}	Gate-Source Voltage	+20	V
$I_D @ T_A=25^\circ\text{C}$	Continuous Drain Current ³	40	A
$I_D @ T_A=70^\circ\text{C}$	Continuous Drain Current ³	30.5	A
I_{DM}	Pulsed Drain Current ¹	50	A
$P_D @ T_A=25^\circ\text{C}$	Total Power Dissipation	2.5	W
T_{STG}	Storage Temperature Range	-55 to 150	$^\circ\text{C}$
T_J	Operating Junction Temperature Range	-55 to 150	$^\circ\text{C}$

Thermal Data

Symbol	Parameter	Value	Unit
Rthj-a	Maximum Thermal Resistance, Junction-ambient ³	50	$^\circ\text{C}/\text{W}$

Electrical Characteristics@T_j=25°C(unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units	
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250uA	30	-	-	V	
R _{DS(ON)}	Static Drain-Source On-Resistance ²	V _{GS} =10V, I _D =12A	-	7.2	9	mΩ	
		V _{GS} =4.5V, I _D =8A	-	11	17	mΩ	
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250uA	1	1.4	2.5	V	
g _{fs}	Forward Transconductance	V _{DS} =10V, I _D =12A	-	24	-	S	
I _{DSS}	Drain-Source Leakage Current	V _{DS} =24V, V _{GS} =0V	-	-	10	uA	
I _{GSS}	Gate-Source Leakage	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA	
Q _g	Total Gate Charge ²	I _D =12A	-	15	24	nC	
Q _{gs}	Gate-Source Charge		V _{DS} =15V	-	4	-	nC
Q _{gd}	Gate-Drain ("Miller") Charge		V _{GS} =4.5V	-	7	-	nC
t _{d(on)}	Turn-on Delay Time ²	V _{DS} =15V	-	10	-	ns	
t _r	Rise Time	I _D =1A	-	5	-	ns	
t _{d(off)}	Turn-off Delay Time	R _G =3.3Ω	-	27	-	ns	
t _f	Fall Time	V _{GS} =10V	-	7	-	ns	
C _{iss}	Input Capacitance	V _{GS} =0V	-	1700	2720	pF	
C _{oss}	Output Capacitance	V _{DS} =15V	-	185	-	pF	
C _{rss}	Reverse Transfer Capacitance	f=1.0MHz	-	160	-	pF	
R _g	Gate Resistance	f=1.0MHz	-	1.1	2.2	Ω	

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V _{SD}	Forward On Voltage ²	I _S =2.1A, V _{GS} =0V	-	-	1.2	V
t _{rr}	Reverse Recovery Time ²	I _S =12A, V _{GS} =0V, dI/dt=100A/μs	-	21	-	ns
Q _{rr}	Reverse Recovery Charge		-	12	-	nC

Notes:

- 1.Pulse width limited by Max. junction temperature.
- 2.Pulse test
- 3.Surface mounted on 1 in² copper pad of FR4 board, t ≤10sec ; 125 °C/W when mounted on Min. copper pad.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Transfer Characteristics




Fig 12. Maximum Continuous Drain Current v.s. Ambient Temperature




Ordering and Marking Information

Ordering Device No.	Marking	Package	Packing	Quantity
ASDM30N40TD-R	30N40	DFN3*3-8	Tape&Reel	5000

PACKAGE	MARKING
DFN3*3-8	<p>The diagram shows a rectangular package with the following markings: 'AS' in the top left, '30N40' in the center, and two sets of four small squares. The top set of squares is labeled 'Lot Number' and the bottom set is labeled 'Date Code'.</p>

DFN3x3 PACKAGE INFORMATION



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	MAX	MIN	MAX	MIN
A	0.900	0.700	0.035	0.028
b	0.350	0.240	0.014	0.009
c	0.250	0.100	0.010	0.004
D	3.450	3.050	0.136	0.120
D1	3.200	2.900	0.126	0.114
D2	1.850	1.350	0.073	0.053
E	3.400	3.000	0.134	0.118
E1	3.250	2.900	0.128	0.114
E2	2.600	2.350	0.102	0.093
e	0.65BSC		0.026BSC	
H	0.500	0.300	0.020	0.012
L	0.500	0.300	0.020	0.012
L1	0.200	0.070	0.008	0.003
θ	12°	0°	12°	0°

**IMPORTANT NOTICE**

Xi'an Ascend Semiconductor incorporated MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Xi'an Ascend Semiconductor Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Xi'an Ascend Semiconductor Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Xi'an Ascend Semiconductor Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume .

all risks of such use and will agree to hold Ascendsemi Incorporated and all the companies whose products are represented on Xi'an Ascend Semiconductor Incorporated website, harmless against all damages.

Xi'an Ascend Semiconductor Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use Xi'an Ascend Semiconductor Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Xi'an Ascend Semiconductor Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

www.ascendsemi.com